Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74LVC573ADB
Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
The 74LVC573A is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Alternatives
Features and benefits
Wide supply voltage range from 1.2 to 3.6 V
Overvoltage tolerant inputs to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
IOFF circuitry provides partial Power-down mode operation
High-impedance when VCC = 0 V
Flow-through pinout architecture
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Parametrics
Type number | Package name |
---|---|
74LVC573ADB | SSOP20 |
PCB Symbol, Footprint and 3D Model
Model Name | Description |
---|---|
|
Package
All type numbers in the table below are discontinued.
Type number | Orderable part number, (Ordering code (12NC)) | Status | Marking | Package | Package information | Reflow-/Wave soldering | Packing |
---|---|---|---|---|---|---|---|
74LVC573ADB | 74LVC573ADB,112 (935219010112) |
Obsolete | LVC573A LVC573A Standard Procedure Standard Procedure |
SSOP20 (SOT339-1) |
SOT339-1 |
SSOP-TSSOP-VSO-WAVE
|
Not available |
74LVC573ADB,118 (935219010118) |
Obsolete | LVC573A LVC573A Standard Procedure Standard Procedure | SOT339-1_118 |
Environmental information
All type numbers in the table below are discontinued.
Type number | Orderable part number | Chemical content | RoHS | RHF-indicator |
---|---|---|---|---|
74LVC573ADB | 74LVC573ADB,112 | 74LVC573ADB | ||
74LVC573ADB | 74LVC573ADB,118 | 74LVC573ADB |
Documentation (8)
File name | Title | Type | Date |
---|---|---|---|
74LVC573A | Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state | Data sheet | 2023-09-07 |
AN11009 | Pin FMEA for LVC family | Application note | 2019-01-09 |
AN263 | Power considerations when using CMOS and BiCMOS logic devices | Application note | 2023-02-07 |
lvc573a | lvc573a IBIS model | IBIS model | 2013-04-09 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
SOT339-1 | plastic, shrink small outline package; 20 leads; 0.65 mm pitch; 7.2 mm x 5.3 mm x 2 mm body | Package information | 2020-04-21 |
lvc | lvc Spice model | SPICE model | 2013-05-07 |
SSOP-TSSOP-VSO-WAVE | Footprint for wave soldering | Wave soldering | 2009-10-08 |
Support
If you are in need of design/technical support, let us know and fill in the answer form we'll get back to you shortly.
PCB Symbol, Footprint and 3D Model
Model Name | Description |
---|---|
|
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.